Electronic system-level design and verification
Results: 25
# | Item |
---|---|
21![]() | Digital Design Derivation 1. Introduction This research applies formal methods in logic, verification, and synthesis to digital design engineering. The work centers on the use of applicative notation for system descriptAdd to Reading ListSource URL: www.cs.indiana.eduLanguage: English - Date: 2001-09-19 15:58:20 |
22![]() | SANKHYA™ Teraptor™ DesignerAdd to Reading ListSource URL: www.sankhya.comLanguage: English - Date: 2013-11-04 16:37:49 |
23![]() | Литература, предлагаемая студентам направления «Встроенные вычислительные системы» Проектирование встроенных системAdd to Reading ListSource URL: embedded.ifmo.ruLanguage: English - Date: 2012-01-27 10:43:09 |
24![]() | Designing, Verifying and Building an Advanced L2 Cache Sub-‐System using SystemC Designing, Verifying and Building an Advanced L2 Cache SAdd to Reading ListSource URL: events.dvcon.orgLanguage: English - Date: 2012-02-07 19:56:23 |
25![]() | PDF DocumentAdd to Reading ListSource URL: www.cs.teiher.grLanguage: English - Date: 2012-08-16 13:49:13 |